noa22 standard cell family

2-AND into 2-NOR gate
noa22 symbol
The noa22_x1 is a single stage AND-OR-Invert with P/N ratio of 1.7 for pins i0 and i1, and about 1.1 for pin i2. The noa22_x4 is a 3 stage AND-OR-Invert with stage efforts of about 1.7 and 3.9 for pins i0 and i1, and 1.4 and 3.9 for pin i2.
nq:((i0*i1)+i2)' cell width power Generic 0.13um typical timing (ps & ps/fF), pin i1.
leakage dynamic tR=PropR+RampR×Load(fF), tF=PropF+RampF×Load(fF)
ssxlib013 gates lambda 0.13um nW nW/MHz PinCap PropR RampR PropF RampF
noa22_x1 2.0  60 3.30  0.92  13.7  6.1f  51  2.98  43  1.94
noa22_x4 3.3 100 5.50 2.19  54.5  3.8f 168  0.76 159  0.61
noa22_x1
 
Effort
FO4 Log.
i0 /\ 1.57 1.72
¯_
i1 /\ 1.54 1.76
¯_
i2 /\ 1.60 1.51
¯_
noa22_x1 schematic noa22_x1 standard cell layout
noa22_x4
 
Effort
FO4 Log.
i0 /\ 2.56 0.28
¯_
i1 /\ 2.49 0.30
¯_
i2 /\ 2.59 0.30
¯_
noa22_x4 schematic noa22_x4 standard cell layout