xaoi21 standard cell family

 2-I/P exclusive NOR gate with 2-AND input
xaoi21 symbol
3 XNOR gates with 2-AND gate input designed for minimum transistor count and hence smallest size. The AND gate is made by changing the inverter on the a input of a 2-XNOR gate into a 2-NAND gate. The Prop and Ramp delays below are the average of the inverting and non-inverting delays. The Synopsys Liberty format .LIB file has the correct delays for each case.
z:((a1*a2)^b)' cell width power Generic 0.13um typical timing (ps & ps/fF), pin a2.
leakage dynamic tR=PropR+RampR×Load(fF), tF=PropF+RampF×Load(fF)
vsclib013 gates lambda 0.13um nW nW/MHz PinCap PropR RampR PropF RampF
xaoi21v0x05 3.3  80 4.40 1.02  17.5  3.7f  84  4.90  82  4.09
xaoi21v0x1 3.3  80 4.40 1.64  26.7  5.3f  83  3.42  81  2.74
xaoi21v0x2 6.3 152 8.36 3.33  56.6 10.3f  88  1.70  82  1.28
xaoi21v0x05
 
Effort
FO4 Log.
a1 /\ 1.83 1.66
¯_ 2.38
a2 /\ 1.84 1.72
¯_ 2.42
b /\ 1.77 2.02
¯_ 2.38
xaoi21v0x05 schematic xaoi21v0x05 standard cell layout
xaoi21v0x1
 
Effort
FO4 Log.
a1 /\ 1.77 1.55
¯_ 2.47
a2 /\ 1.76 1.58
¯_ 2.48
b /\ 1.89 2.23
¯_ 2.37
xaoi21v0x1 schematic xaoi21v0x1 standard cell layout
xaoi21v0x2
 
Effort
FO4 Log.
a1 /\ 1.81 1.56
¯_ 2.55
a2 /\ 1.74 1.47
¯_ 2.48
b /\ 1.79 2.25
¯_ 2.23
xaoi21v0x2 schematic xaoi21v0x2 standard cell layout
Web data book for the vsclib. Vdd=1.2V, T=27°C, nominal process, generic 0.13um technology.   Copyright © 2005-2008 Graham Petley.  11 JAN 2008